ASIC Design Engineer
Celerocommunicationsinc · Irvine, San Jose, Ottawa, Vancouver · 2026-06-30
About this role
<p><strong>About the Role</strong><br>Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies.</p> <p><strong>Locations</strong>: Irvine, CA | San Jose, CA | Ottawa, ON, Canada | Vancouver, BC, Canada</p> <p><strong>What you will do</strong><br>• Design and implement digital circuits using HDL (Verilog/ System Verilog).<br>• Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis<br>• Optimize designs for performance, power, and area (PPA) requirements.<br>• Perform RTL simulation and verification to ensure design functionality.<br>• Participate in design reviews and provide technical guidance to team members.<br>• Collaborate with cross-functional teams on system integration and validation.</p> <p><strong>What you will bring</strong><br>• Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.<br>• 3+ years of experience in digital design and verification.<br>• Proficiency in HDLs such as Verilog, or System Verilog.<br>• Strong understanding of digital design principles and methodologies.<br>• Familiarity with ASIC design flow, and experience with ASIC design tools.<br>• Knowledge of low-power design techniques.<br>• Familiarity with verification methodologies (e.g., UVM, formal verification).<br>• Excellent problem-solving, strong communication and teamwork skills.</p> <p><strong>Preferred Skills</strong><br>• Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.<br>• Experience with scripting languages (e.g., Python, Tcl).<br>• Understanding of Optical Communication Standards is a plus.<br>• Ability to multitask and adapt to a fast-paced, dynamic environment.</p> <p><em>Annual Base Salary Range: $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)</em></p>
Skills asked for
- python
Similar jobs
- ASIC Design Engineer - StaffCelerocommunicationsinc · Irvine
Your next role is already in here.
Search live openings from thousands of employers, save the ones worth a second look, and let JobBob keep watch for the rest.